

APPLICATION FOR UNITED STATES LETTERS PATENT

MODEL FOR CHARGE PUMP PHASE-LOCKED LOOP

Inventor:

Stephen McDonagh

Prepared by:

Blakely, Sokoloff, Taylor & Zafman LLP  
12400 Wilshire Boulevard, Seventh Floor  
Los Angeles, California 90025-1026  
(408) 720-8598

Docket No. 004148.P011

"Express Mail" mailing label number EL627469011US

Date of Deposit December 7, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Janece Shannon

(Typed or printed name of person mailing paper or fee)

Janece Shannon  
(Signature of person mailing paper or fee)

# Model For Charge Pump Phase-Locked Loop

## CLAIM OF PRIORITY

This application hereby claims the benefit of a U.S. Provisional

- 5 Application entitled "An Event-Driven Simulator Core For Charge-Pump Phase-Locked Loops" and filed on December 7, 1999. A petition has been filed to ensure that the 12/7/99 filing date is granted. No application number has been provided.

## 10 FIELD OF THE INVENTION

The field of invention relates generally to circuit modeling and; more specifically, to modeling a phase lock loop having a charge pump.

## BACKGROUND

- Figure 1 illustrates the block diagram of a typical charge pump phase  
15 locked loop 100 (CP-PLL), which may also be referred to as a phase lock loop or phase locked loop (PLL). The Voltage-Controlled Oscillator 101 (VCO) generates a clock (CLK or Clk) where the frequency is set by an input voltage. This voltage is controlled by a feedback loop which aligns the VCO clock to the input clock. The input clock may also be referred to as a reference clock (REF or Ref). This  
20 feedback loop consists of a phase/frequency detector (PFD) 102, charge-pump 103 and filter 104.

### Phase/Frequency Detector

The phase/frequency detector 102 monitors the phase difference between two clocks. A PFD is a sequential state- machine that changes state on clock transitions. Figure 2 illustrates the state-diagram 200 of PFD 102 of Figure 1.

- 5 The PFD outputs (UP, DOWN) indicate which clock (REF or CLK) is leading/lagging and the width of these outputs indicate the phase difference between the two clocks.

### Charge-Pump

- 10 Referring back to Figure 1, the charge-pump 103 (CP) sources or sinks current depending on the control inputs, UP and DOWN. This block is used to charge/discharge a loop filter 104.

### Loop Filter

- 15 The loop filter 104 affectively integrates current pulses provided by the charge pump 103. The loop filter 104 may consist of a series capacitor-resistor ( $R_z$  &  $C_s$ ) in parallel with another smaller capacitor ( $C_p$ ) as seen in Figure 1. The series capacitor-resistor is used to stabilize the PLL. The smaller capacitor is used to smooth out any high frequency jumps across the resistor due to mismatch in the circuitry. Other loop filter designs may be used.

### Voltage Controlled Oscillator

- 20 The voltage controlled oscillator 101 (VCO) is used to generate a clock (CLK). Referring to Figure 3, the VCO input voltage 301 (also referred to as a

control voltage) sets a current internal to the VCO which is used to charge/discharge a capacitor (not shown) between two thresholds. When the capacitor voltage 302 hits a threshold, the current polarity is reversed and the capacitor is discharged towards the other threshold. This repeating process  
5 generates the output clock (CLK) 303. The higher the input voltage, the faster the timing capacitor is charged/discharged by the current. This results in a higher output clock rate.

### PLL Feedback Operation

Referring to Figure 1, the phase detector 102 and charge-pump 103 help  
10 generate a current pulse which is equal to the time difference between the input (REF) and VCO clock (CLK). This current pulse is used to charge or discharge the filter 104. The polarity of the current pulse is typically designed such that the filter voltage will be decreased if the VCO clock (CLK) leads the input clock (REF) and will be increased if the VCO clock (CLK) lags the input clock (REF).  
15 This filter voltage is then used to control the VCO 101. This will create the necessary feedback to align both clocks. The loop will settle when the phase difference between the input and VCO clock is zero (i.e. the loop is phase-locked).

### Simulation of PLL

20 The design goal of a PLL is to generate a clock (CLK) which is exactly aligned to the input clock (REF). For this reason, PLLs are commonly used in applications which require clock-skew elimination, clock generation and

clock/data recovery. PLLs are generally implemented as mixed-mode and non-linear feedback control systems. Typically, they exhibit a low system bandwidth while the internal circuitry operates at a much higher frequency.

This results in long run-times for simulation tools (such as SPICE) when evaluating PLL transient behavior. A simulation tool must adjust the time-step control to address the short time constants of the PLL's internal operation. However, the time scale of interest (e.g. the lock-in time) will be much longer due to this low system bandwidth.

Behavioral modeling and simulation reduce the run-time for PLL transient simulation (which should result in a shorter design time). There are many techniques and tools available which can be used to model and simulate PLLs. However many of these tools introduce approximations to balance the speed/accuracy trade-off. Approximations including the linearization of block behavior and the type of integration methods used will introduce errors and numerical noise into the transient response.

## SUMMARY OF INVENTION

A method and apparatus that represents a charge pump output signal as a superposition of current steps that step in opposite directions at different times.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not limitation, in the Figures of the accompanying drawings in which:

**Figure 1** shows a charge pump phase locked loop (CP-PLL);

5 **Figure 2** shows a state diagram for a phase detector;

**Figure 3** demonstrates voltage controlled oscillator (VCO) operation;

**Figure 4** shows a model for a charge pump and a filter;

**Figure 5** shows a mathematical representation of a VCO;

**Figure 6** demonstrates the operation of a PLL;

10 **Figure 7** demonstrates a methodology for a model of a PLL;

**Figure 8** shows an example of a filter voltage that may be produced with the PLL model shown in Figure 7;

**Figure 9** shows an example of a VCO output clock period that may be produced with the PLL model shown in Figure 7;

15 **Figure 10** shows an example of a first jitter transfer function that may be produced with the PLL model shown in Figure 7;

**Figure 11** shows an example of a second jitter transfer function that may be produced with the PLL model shown in Figure 7;

**Figure 12** shows an example of a VCO transfer function that may be produced with the PLL model shown in Figure 7.



## DETAILED DESCRIPTION

### 1.0 MATHEMATICAL DESCRIPTION OF CP-PLL

The CP-PLL can be modeled by deriving mathematical representations/equations for the behavior of each individual block and combining  
5 them in an algorithm to describe the PLL feedback operation.

#### Phase Detector

All reference clocks are known during the simulation run-time. When the VCO clock edges are calculated, an 'if' statement performs the phase detector function. This will indicate if the VCO clock is leading or lagging and therefore  
10 the polarity of the correction pulse.

#### Charge-Pump

The output of the charge pump is a stream of current pulses. This can be modeled as the summation 402 of unit steps 401a, 401b of alternating polarity. That is, the superposition of current steps that step in opposite directions at  
15 different times. This is illustrated on the left-hand side of Figure 4. This unit steps are time-shifted to the points where the VCO & input clock edges occur. The polarity of the pulses is dictated by the phase detector.

#### Filter

The filter is modeled by an equation which describes the time response of  
20 the filter to a unit step response. These step responses 403a, 403b are shifted in

time (to where the VCO and input clock edges occur), multiplied by the correct polarity and added to construct the filter voltage response 404. This is illustrated on the right-hand side of Figure 4. The step response of the filter shown in Figure 1 to a step impulse can be found through the Laplace transform.

5

$$V_{step}(t) = \frac{I_{cp}}{C_s + C_p} \cdot \left( t + \frac{R_z \cdot C_s^2}{C_s + C_p} \cdot \left( 1 - e^{-\left( t \left( \frac{C_s + C_p}{R_z \cdot C_s \cdot C_p} \right)} \right) \right) \right) \quad \text{Eqn. 1}$$

The filter voltage at time t can be found by adding together all the previous step responses.

10

$$V_{filt(t)} = V_0 + \sum_{k=1}^N P_k \cdot V_{step}(t - t_k) \quad \text{Eqn. 2}$$

Where  $P_k$  and  $t_k$  consist of the polarities and time-shifts of the  $k^{th}$  unit step respectively and N is the number of unit steps.  $V_0$  is the initial voltage on the filter.

15

### Voltage Controlled Oscillator

In an embodiment, the VCO may be modeled as an ideal relaxation oscillator. Figure 5 illustrates the mathematical representation of such a VCO. The input control voltage 501 is integrated 502 and compared to a reference

voltage. The next VCO edge (e.g., edge 503) occurs when this integral equals the reference voltage. The integral is set to zero and the process is repeated. This mathematical representation may look different to the VCO illustrated in Figure 3. However, in this embodiment, only the location of the rising edges are of importance to the phase-detector and so the calculations are simplified. The VCO integral voltage can be defined as

$$V_{VCO}(t) = m_0 \cdot (t - t_x) + k_i \cdot \int_{t_x}^t V_{filt}(t) dt \quad \text{Eqn. 3}$$

where  $m_0$  is the slope associated with the free-running frequency of the VCO,  $K_i$  is the integration constant associated with the VCO gain and  $t_x$  is the last VCO switching time. The next VCO switching point,  $t$ , is found by solving the equation

$$V_{VCO}(t) = a = m_0(t - t_x) + k_i \cdot \int_{t_x}^t V_{filt}(t) dt \quad \text{Eqn. 4}$$

where  $a$  is the peak-to-peak threshold of the VCO. If the VCO gain  $K_0$  is denoted as a fractional change of the VCO free-running frequency per unit (volt) of input, then

$$K_i = K_0 \cdot m_0 \quad \text{Eqn. 5}$$

and

$$a = m_0 \cdot T_0 \quad \text{Eqn. 6}$$

5    where  $T_0$  is the VCO free-running period. Combining equations (4),(5) and (6)  
gives

$$T_0 = t - t_x + K_0 \cdot \int_{t_x}^t V_{filt}(t) dt \quad \text{Eqn. 7}$$

10    The solution to this equation,  $t$ , is the next VCO switching point (i.e.,  
edge). In an embodiment, a numerical method such as the Newton-Raphson  
method is used to solve this equation.

### PLL feedback Operation

15    The locations of the input clock edges are always known so the task for  
this model is to determine the location of the next VCO clock edge. If the initial  
conditions of the PLL are known it is possible to determine the next VCO  
switching point by solving equation (7).

20    However, the PLL feedback operation complicates things. Figure 6  
illustrates the behavior of a CP-PLL which can be analyzed in terms of whether  
the VCO clock is leading or lagging the input clock at successive comparison  
instants. It can be seen that if the VCO is lagging the input clock, an UP pulse is

initiated by the input clock. This pulse will act to increase the filter voltage which will cause the VCO to switch at an earlier instant. Therefore, the next VCO switching point must be re-evaluated to include an extra unit step due to the input clock. If the VCO clock occurs before the next input clock, the next case is LEAD and the time point is valid.

## 2.0 PLL SIMULATION

To summarize the previous section:

1. The filter voltage can be determined by adding the unit step responses due to all previous input and VCO edges and is described by equation (2).
  2. The VCO switching point is determined by integrating the filter voltage and equating it to a reference level. This time point can be found by solving equation (7).
  3. If the VCO is lagging the input clock, the effect of the input clock initiating an unit step on the filter voltage must be taken into account.
- The locations and polarities of the input and VCO clock edges are then added to the previous unit step time points and the process is repeated.

Figure 7 illustrates a detailed flow chart 700 of an embodiment of the PLL simulation method. The inputs to the algorithm are the location of the input clock edges, the first VCO clock edge and the filter voltage. In response to these inputs the PLL simulation will output the VCO switching times.

The filter voltage can be re-constructed by using these time values and adding the filter unit step responses all shifted by the appropriate time with the

correct polarity. The phase error is just the difference in time between the input reference edges and the VCO switching times.

With respect to the simulation method of Figure 7, the initial conditions may be provided.  $T_{err}$  for the initial phase error and  $V_0$  for the initial filter voltage. The variables of the algorithm include: 1)  $P_n$  which is the polarity of the  $n^{th}$  unit step; 2)  $t_n$  which is the location of the  $n^{th}$  unit step; 3)  $t_x$  which is the last VCO switching time; 4)  $V_x$  which is the filter integral at  $t_x$ ; and 5) LAG which is true if the VCO clock edge occurs after the next input clock edge.

After starting the simulation the variable arrays are initialized 701 depending on whether the first case is LEAD or LAG. Then, the next case is assumed to be LEAD 702. The next VCO switching point is then found 703. If the VCO clock edge occurs after the input clock edge, the next case is LAG. As such, the variable arrays are updated and the VCO switching point is recalculated 704. Variable arrays are then updated 705 depending on whether the case is LEAD or LAG. The variables that contain the last VCO switching point and the last VCO integral voltage are then updated 706. The next VCO switching point is then calculated if the simulation is not finished.

### 3.0 MODEL PERFORMANCE

If the responses of the filter are added at each bit interval then the simulation time of the algorithm (Figure 7) will grow by  $N!$  (where  $N$ =the number of bit intervals simulated). However, if the equations are expanded out and re-arranged,  $N^{th}$ -order simulation time is achieved.

Care should also be taken in how the exponential terms are stored as the terms can become quite large and cause numerical overflow on the computing machine.

This model was compared against a behavioral model and a full transistor level PLL using the ELDO circuit simulator. All simulations were run on an ULTRA 5 machine. The filter voltage and VCO clock period are plotted in Figures 8 and 9. The full transistor level simulation took 3 days , the behavioral 2 hours and the PLL model 4 seconds.

#### 4.0 MODEL APPLICATION

The model may be used to extract the frequency and transient responses of a PLL. It can also be used in an optimization routine and can include error sources such as jitter, noise and leakage which interfere with normal PLL operation.

##### Frequency Analysis

The input clock edges are always known during the simulation and so the edges can be shifted during the run. Therefore the model can be used to plot the frequency response of the PLL.

The frequency of the input jitter on the clock is swept and the DFT analysis equation is used to extract the magnitude and phase at each frequency.

An S-domain model, a 3rd order Z-transform model (see Additional details below) and this model are compared in Figure 10.

In another embodiment, random jitter is added to the input clock of the PLL. An FFT is performed on the input and output jitter and the two results are divided. The results are shown in Figure 11.

The frequency response of the loop to VCO jitter can also be derived.

- 5 After each VCO switching point is calculated, random jitter is added to the time-point. The response is derived by dividing the FFT of the output jitter with the VCO jitter as illustrated in Figure 12.

### Transient Analysis

Filter leakage is a problem if there is some leakage current flowing  
10 between PD/CP refresh times. These leakage current will slowly discharge the filter voltage and the VCO frequency will begin to drift between refresh instants (Figure 13). This can be very troublesome at high divider rates. This effect can be modeled by adding an extra step at time equals zero to the filter voltage equation. The model can also include a divider in the feedback path by  
15 quantizing the threshold 'a' in equation (4) by the division ratio.

Jitter can be introduced if the CP charging and discharging currents are unequal. The standard sequential PD will have generate both up and down pulses together to avoid dead-zone problems. If the currents are exactly equal the filter is not disturbed. However if the they are unequal, this will introduce jit-  
20 ter on the filter voltage which will modulate the output clock. Extra unit steps can be added to the equations to model this effect. The model can also include a



divider in the feedback path to simulate clock multiplication and/or fractional N synthesis.

## 5.0 ADDITIONAL DETAILS

A 3rd order Z-transform of a CP-PLL may be derived using an impulse

5 invariant transform. The open-loop gain  $G(z)$  is given by

$$G(z) = K^1 \cdot \frac{z^2 \cdot (T + c_0(1 - c_1)) - z \cdot (c_1 \cdot T + c_0 \cdot (1 - c_1))}{z^3 - z^2 \cdot (c_1 + 2) + z \cdot (2 \cdot c_1 + 1) - c_1} \quad \text{Eqn. 8}$$

where

$$c_0 = \frac{R \cdot C^2}{C_p + C} \quad \text{Eqn. 9}$$

$$\text{and } c_1 = \exp\left(T \cdot \frac{C + C_p}{R \cdot C \cdot C_p}\right) \quad \text{Eqn. 10}$$

and

$$K^1 = \frac{K \cdot T}{C_p + C} \quad \text{Eqn. 11}$$

The closed loop transfer function  $H(z)$  can be found using

$$H(z) = \frac{G(z)}{1 + G(z)} \quad \text{Eqn. 12}$$

5           The model may be synthesized as a digital circuit and/or used as an  
ADPLL (All Digital PLL). It is to be understood that embodiments of this  
invention may also be used as or to support software programs executed upon  
some form of processing core (such as the CPU of a computer) or otherwise  
implemented or realized upon or within a machine readable medium. A  
10   machine readable medium includes any mechanism for storing or transmitting  
information in a form readable by a machine (e.g., a computer). For example, a  
machine readable medium includes read only memory (ROM); random access  
memory (RAM); magnetic disk storage media; optical storage media; flash  
memory devices; electrical, optical, acoustical or other form of propagated  
15   signals (e.g., carrier waves, infrared signals, digital signals, etc.); etc.

In the foregoing specification, the invention has been described with  
reference to specific exemplary embodiments thereof. It will, however, be  
evident that various modifications and changes may be made thereto without  
departing from the broader spirit and scope of the invention as set forth in the  
20   appended claims. The specification and drawings are, accordingly, to be  
regarded in an illustrative rather than a restrictive sense.